Abstract: This paper presents a speculative architecture of a digital phase-locked loop (DPLL)-based clock and data recovery (CDR) for high-speed receiver in series links. This proposed system removes ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback